SEU Mitigation for SRAM Based on Dual Redundancy Check Method
نویسندگان
چکیده
The application of Static Random-Access Memory (SRAM), becomes more and more widely in aviation. However, the large amount of SRAM cells is very vulnerable to radiation included single-event upset (SEU). Based on the detection requirement of SRAM’s SEU, the detected circuit of the SEU on SRAM is designed. Then the method of redundancy check is used in the reinforcement of the SEU. The test results shows that the detection circuit can detect the SRAM-type storage chip sensitive bit of the single particle and the proposed method can improved the performance of anti-single particles of SRAM several times as high as 1E6.
منابع مشابه
SEU Mitigation Testing of Xilinx Virtex II FPGAs
SRAM-based reconfigurable programmable logic is widely used in commercial applications and occasionally used in space flight applications because of its susceptibility to singleevent upset (SEU). Upset detection and mitigation schemes have been tested on the Xilinx Virtex II X-2V1000 in heavy-ion and proton irradiation to control the accumulation of SEUs and to mitigate their effects on the int...
متن کاملLow-energy block-level instantaneous comparison 7T SRAM for dual modular redundancy
This paper proposes a 7T SRAM that realizes a blocklevel instantaneous comparison feature. The proposed SRAM is useful for operation results comparison in dual modular redundancy (DMR). The data size that can be instantaneously compared is scalable using the proposed structure. The 1-Mb SRAM comprises 16-Kb blocks in which 8-Kb data can be compared in 130.0 ns. The proposed scheme reduces energ...
متن کاملA Low-Latency DMR Architecture with Efficient Recovering Scheme Exploiting Simultaneously Copiable SRAM
This paper presents a novel architecture for a fault-tolerant high-performance system using a checkpoint/restart approach with dual modular redundancy (DMR). The proposed architecture can perform low-latency copy with instantaneously copiable SRAM. Furthermore, we can use an instantaneous comparison scheme that has more fault coverage than comparison with a cyclic redundancy check (CRC). Evalua...
متن کاملA New Method for Mitigation SEU Errors in Three-Dimensional FPGAs
Now a day's one of the most crucial issues in the field of FPGAGs, especially in SRAM FPGAs is single event upsets. One of the most effective methods to decrease these errors is using three dimensional FPGAs. This paper presents evaluation and mitigation of SEU cost on six layers three-dimensional (3D) FPGAs. The evaluation results show that SUE rate decrease about 67% on six layers 3D FPGAs. W...
متن کاملImproving the Soft-error Tolerability of a Soft-core Processor on an FPGA using Triple Modular Redundancy and Partial Reconfiguration
SRAM-based field programmable gate arrays (FPGAs) are vulnerable to a single event upset (SEU), which can be induced by radiation effects. Although an FPGA is susceptible to SEUs, these faults can be corrected as a result of its reconfigurability. In this work, we propose techniques for SEU mitigation and recovery of a soft-core processor using triple modular redundancy (TMR) and partial reconf...
متن کامل